

REJ AVERION

Test engineer with 7 years in mixed-signal and high-speed ASIC test engineering and one year in embedded systems V&V. Open to test, validation, or hardware-related roles working on SoCs or SiPs. Also open to junior roles in DfT and pre-silicon verification.

Munich, Germany

[linkedin.com/in/rejaverion](https://www.linkedin.com/in/rejaverion)

github.com/raverion

rejaverion.dev/

averionrej@gmail.com

+4917631562519

SKILLS

- Post-silicon test development – mixed-signal, analog, high-speed ASICs
- Development of ATE test program and test hardware
- Hardware and software debugging and root cause analysis
- C++, Python, VBT, CAPL, CANoe, Vector Tools
- Lab equipment – VNA, oscilloscopes, LCR meter, waveform generators
- Embedded systems HIL test automation and test bench development
- Signal integrity, power integrity analysis
- Statistical analysis and yield management in high-volume manufacturing
- Altium Designer, Cadence Allegro
- LTSpice simulation
- Measurement systems analysis, Gage Repeatability and Reproducibility
- JIRA, Polarion, Confluence, SVN
- Effective communication in English (C2). Intermediate-level German (B1)

EXPERIENCE

T&S Engineering GmbH

Verification and Validation Consultant

Jun 2025 – Present | Munich, Germany

- Test automation for embedded CAN networks
- Simulation of digital and analog medical sensors
- Development of Hardware-in-the-Loop test benches
- Qualification of analog instruments for embedded system verification

SilTest Semiconductors GmbH

Post-silicon Test Engineer

Jul 2023 – May 2025 | Dortmund, Germany

- Silicon bring-up, debug, test optimization and high-volume wafer ramp-up
- Worked on automotive LED drivers, LIN/CAN transceivers
- Resolved yield and efficiency issues in final test and wafer test

- Trained junior engineers on Advantest T2000 and LTXMX ATE Platforms
- Qualification of various multi-site test hardware for different ATE platforms
- Developed LLM-enabled test development automation tools

Analog Devices Inc. / Maxim Integrated

Senior Test Engineer

Feb 2018 – Feb 2023 | Cavite, Philippines

- Test development for automotive high-speed SerDes product line, battery management systems, PMUs, PMICs
- Led the early adoption of and development on new ATE platforms, worked closely with ATE vendor.
- Drove huge projects with aggressive timelines involving cross-functional teams
- Developed and characterized test hardware (loadboards, probecards, etc.) that comply with signal integrity and power integrity requirements
- Correlated ATE performance to test bench results
- Wrote and maintained test programs
- Worked with and traveled to off-shore sites and OSATs for R&D and production ramp-up purposes
- Developed automation tools and scripts
- Conducted ATE trainings

EDUCATION

Bachelor's Degree in Electronics and Communication Engineering

Emilio Aguinaldo College 2017 | Philippines

- Thesis (2016): Embedded Machine-Learning Infrared Pattern Recognition for Intoxication Detection
- cum laude